Since 2009, POLYTEDA’s ICT product addresses the Physical Verification (PV) stage of semiconductor design before the actual manufacturing of a microchip at the fab (Fabrication Plant). The layout view of a microchip has to be verified by identifying and fixing any design errors. This requires sophisticated software known as Design Rules Checking (DRC) tool. An overlooked error may cause multi-mill ...